

(43) International Publication Date
31 March 2005 (31.03.2005)

PCT

(10) International Publication Number
WO 2005/029708 A1

(51) International Patent Classification⁷: H03M 1/50

(21) International Application Number: PCT/DK2004/000643

(22) International Filing Date: 22 September 2004 (22.09.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data: PCT/DK03/00613
22 September 2003 (22.09.2003) DK

(71) Applicant (for all designated States except US): TC ELECTRONIC A/S [DK/DK]; Sindalsvej 34, DK-8240 Risskov (DK).

(72) Inventors; and

(75) Inventors/Applicants (for US only): PEDERSEN, Kim, Rishøj [DK/DK]; Skaering Sandager 54, DK-8250 Egå

(52) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(74) Agent: PATENTGRUPPEN APS; Arosgaarden, Åboulevarden 31, DK-8000 Aarhus C (DK).

(81) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, TR, ZA).

[Continued on next page]

(54) Title: A/D CONVERTER

WO 2005/029708 A1



(57) Abstract: The invention relates to at least one self-oscillating loop (SOL) comprising at least one forward path (FP), at least one feedback path (FBP) wherein said at least one forward path (FP) comprises amplitude quantizing means (AQM) combined with time quantizing means (TQM) and outputting at least one time and amplitude quantized signal (OS). According to the invention, a high-speed high-resolution A/D converter may be obtained.



SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,
GW, ML, MR, NE, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

— *with international search report*

A/D-CONVERTER

The invention relates to an A/D-converter according to the independent claim 1

5 Background of the invention

Over the recent years, so-called self-oscillating modulators have become the object of extensive research. Self-oscillating modulators have among many names been referred to in the art as controlled oscillating modulators. The use of such self-
10 oscillating modulators have, however, been relatively limited due to the fact that performance of the modulators has been somehow restricted, thereby reducing the potential market to low-end applications. Others refer to self-oscillating modulators as controlled oscillating modulators.

15 Summary of the invention

The invention relates to an A/D converter comprising a self-oscillating modulator, said converter comprising at least one self-oscillating loop again comprising at least one forward path and at least one feedback path, wherein said at least one forward path comprises amplitude quantizing means combined with time quantizing means
20 and outputting at least one time and amplitude quantized signal.

According to the invention, a high-speed high resolution A/D converter may be obtained due to the fact that an advantageous pulse width modulation is facilitated by the at least one self-oscillating loop. It should be noted that the forward path FP
25 broadly refers to a forward path, e.g. not only including the forward path of a closed feedback loop. Thus, e.g. time quantizing means may be cascaded with amplitude quantizing means externally to the loop.

According to the invention, a combined amplitude and time quantized signal is
30 understood as a hybrid representation partly established as the traditional amplitude

quantizing combined with a further quantizing in the time domain. This quantizing may also be referred to as a two-dimensional quantizing. In this context it should be noted that an amplitude quantized signal may also include a PWM two-level signal in the sense that the two levels may be regarded as two amplitude quantized levels

5 suitable for establishment of the desired value when combined with a time-quantized signal.

According to a preferred embodiment of the invention, the time-quantization should divide the time axis over a PWM-period in at least 10, preferably at least 100 time-
10 subintervals.

In a preferred embodiment of the invention, said time quantizing means is arranged within said self-oscillating loop.

15 According to a preferred embodiment of the invention, said time and amplitude quantizing means are included in the feedback loop of a least one self-oscillating loop. In this way, the accuracy of the time quantizing may be improved significantly in a given frequency band compared to what in fact should be expected based on the known properties of an available time quantizer, such as a one-bit sampler. Thus, the
20 available time resolution in the time domain may in fact be improved significantly in the sense that the self-oscillating loop suppresses both intrinsic noise and even quantizing noise when the time quantizer is included in the forward path of a self-oscillating loop. An example of the above-described circuit is illustrated in fig. 8a.

25 In an embodiment of the invention, said time quantizing means comprises a high-speed sampling means.

According to a preferred embodiment of the invention, the time quantizing means comprises an e.g. 50-200 MHz sampler although higher frequencies may of course

be applied. Evidently, according to the invention, a high time-resolution is preferred in order to increase the effective resolution as much as possible.

5 In an embodiment of the invention, said time quantizing means comprises a high-speed one-bit sampler.

According to a preferred embodiment of the invention, a high-speed one-bit sampler may comprise e.g. a simple latch sampling e.g. at a frequency of 50 to 200MHz.

10 In an embodiment of the invention said time quantizing means comprises latch-based circuitry comprising at least one latch, preferably at least two cascaded latches.

15 It has been recognized that a time quantizer comprising at least two cascaded latches improves the desired performance of the time-quantizer by avoiding non-defined regions.

20 In an embodiment of the invention, said amplitude quantizing means and said time quantizing means comprises a multi-bit A/D converter and where said feedback path comprises at least one D/A converter adapted for converting said time quantized signal into an analogue signal.

25 According to an embodiment of the invention, the time-quantized output signal may be established by multi-bit A/D converter. In this way a more detailed digitized expression of the analogue signal may be established. Moreover, in order to facilitate the self-oscillating properties of loop, this multi-bit representation may of course be converted into an analogue signal, which may be fed back to the input of the forward path.

30 In an embodiment of the invention said down sampling means are connected to said time quantizing means.

According to an embodiment of the invention, said down sampling means may both be directly coupled to said time quantizing and coupled via further circuitry.

5 In an embodiment of the invention said A/D converter comprises two or more self-oscillating loops (SOL).

According to an embodiment of the invention, multiple self-oscillating may be applied e.g. for improvement of noise suppression, etc.

10

In an embodiment of the invention said amplitude time quantizing means comprises an analogue two-level self-oscillating pulse width modulator.

15

In an embodiment of the invention said amplitude time quantizing means comprises a multi-level self-oscillating pulse width modulator.

In an embodiment of the invention said A/D converter is single-ended.

In an embodiment of the invention said A/D converter is differential.

20

In an embodiment of the invention said A/D converter comprises filtering means, said filtering means adapted for band pass filtering the time quantized signal.

25

In an embodiment of the invention the error originating from at least one time quantizer included in the at least one self-oscillating loop of the converter is suppressed by an error transfer function which, at low frequencies approximates the inverse of the open-loop transfer function of said at least one self-oscillating loop.

According to the specific context of the invention, low frequencies may be regarded

30

as frequencies well below the switch frequency. A precondition for obtaining the

desired noise transfer function is that $|H(S)| \gg 1$ at low frequencies and at least on the utility band.

5 In an embodiment of the invention the error originating from at least one time quantizer included in the at least one self-oscillating loop of the converter is suppressed by an error transfer function which, at high frequencies approximates 0 dB.

10 According to the specific context of the invention, high frequencies may be regarded as frequencies significantly above the switch frequency.

In an embodiment of the invention said amplitude quantizing means comprises a limiter.

15 According to an embodiment of the invention several different limiters may be applied for the purpose of obtaining the desired combination of modulation and oscillation.

20 In an embodiment of the invention said amplitude quantizing means comprises a frequency compensated limiter.

According to an advantageous embodiment frequency compensation may be applied. In this context, frequency compensation is regarded as a compensation inserted in the self-oscillating loop(s) or simple affecting the self- oscillation loop(s) to maintain a 25 steady switch frequency.

In an embodiment of the invention a variable self-oscillating loop delay is applied.

By applying a variable delay in the self-oscillating loop a steady switch oscillation 30 frequency may be obtained.

In an embodiment of the invention a variable delay in the feedback path.

By applying a variable delay in the feedback path a steady switch oscillation
5 frequency may be obtained.

In an embodiment of the invention a transfer function $H(s)$ is inserted in the forward path, thereby at least partly controlling the switch-frequency.

10 Evidently, according to further embodiments of the invention, further filters may be applied, e.g. forming path of at least one feed-back path of the self-oscillating circuitry.

15 Moreover, the invention relates to a method of performing a A/D-conversion comprising the steps of representing a pulse width modulated representation as an analogue signal and quantizing the pulse width modulation in the time-domain.

20 In an embodiment of the invention, said pulse width modulated representation is obtained by means of at least one self-oscillating modulator comprising at least one self-oscillating loop.

In an embodiment of the invention, said quantization in the time domain is performed within said at least one self-oscillating loop.

25 In an embodiment of the invention the A/D converter switches with a switch frequency which is at least partly defined by the at least one self oscillating loop.

In an embodiment of the invention the switch frequency is at least 200 kHz, preferably at least 300 kHz.

A high switch frequency of the modulator may thus facilitate an efficient and highly accurate modulation of the input signal.

5 In an embodiment of the invention said A/D converter comprises switch frequency control means.

According to an embodiment of the invention, an active control of the switch frequency may be preferred in order to avoid different disadvantages of the “floating” switch frequency of a non-fixed switch frequency application of the 10 invention. Frequency control means may thus be applied for minimizing of undesired interference between different modulators, e.g. of neighboring channels.

In an embodiment of the invention said switch frequency control means comprises a variable delay in said at least one self oscillating loop.

15 According to an embodiment of the invention, a substantially fixed switching frequency may be obtained by means of a variable loop delay. The delay may e.g. be varied according to a runtime monitoring of the switch frequency in the self-oscillating loop.

20 In an embodiment of the invention said switch frequency control means comprises an additional periodic signal generator connected to the self oscillating loop.

According to an embodiment of the invention, a substantially fixed switching 25 frequency may be obtained by means of an additional periodic signal generator. This signal may thus e.g. be added immediately prior to the non-linearity and thereby trig each period of some periods of the overlaying switch frequency.

In an embodiment of the invention said switch frequency control means comprises an 30 oscillator.

In an embodiment of the invention said at least one forward path comprises a non-linearity.

5 According to an embodiment of the invention, a practical way of obtaining the overlying oscillation frequency may be to include a non-linearity in the forward path.

In an embodiment of the invention said non-linearity comprises a limiter.

10 According to an embodiment of the invention, such non-linearity may comprise a limiter, e.g. a substantially linear limiter.

In an embodiment of the invention said non-linearity comprises a frequency compensated limiter.

15

In an embodiment of the invention comprises a comparator.

In an embodiment of the invention said non-linearity comprises a operational amplifier.

20

As noted above, several different types of well-known non-linearities may be applied for the purpose of obtaining the self-oscillating properties. Evidently, other types of non-linearities may be applied within the scope of the invention.

25 In an embodiment of the invention the phase contribution of hysteresis in the non-linearity of the self-oscillating loop is less than 90°, preferably less than 40° at the switch frequency.

According to an preferred embodiment of the invention, a hysteresis associated to the
30 non-linearity of the at least one self-oscillating loop should be less than 90°,

preferable less than 80° thereby avoiding significant restrictions to the loop filter characteristics.

In an embodiment of the invention the phase contribution of hysteresis in the non-linearity of the self-oscillating loop at the switch frequency is less than 20°, 5 preferably less than 10°.

When minimizing the contribution of hysteresis in the non-linearity of the self-oscillating loop to less than 20°, preferably less than 10°, an effective error 10 suppression provided by the self-oscillating loop may be obtained due to the fact that the order and specifically the effective order of the loop filter may be increased.

According to an embodiment of the invention, a hysteresis as low as about 0° (zero degrees) may be preferred. Such an embodiment would facilitate very high noise 15 suppression by the loop filter of the self-oscillating loop. Such low hysteresis may advantageously be supplemented by a digital compensation for bouncing in the pulse width modulator. Such digital compensation may preferable be comprised within the self-oscillating loop, thereby facilitating suppression of errors introduced by the digital circuit.

20 In an embodiment of the invention said at least one forward path and said at least one feedback path forms at least one self-oscillating loop.

25 In an embodiment of the invention said self-oscillating loop forms a pulse width modulator and wherein the modulation of an analog input signal fed to the at least one forward path is pulse width modulated at least partly by oscillations established in said at least one self-oscillating loop.

In an embodiment of the invention said self-oscillating comprises at least one analog input connected to said forward path and wherein the output of said forward path is connected to a digital output.

- 5 In an embodiment of the invention a transfer function $H(s)$ is inserted in the forward path, thereby at least partly controlling the switch-frequency.

In an embodiment of the invention the order of said transfer function is at least one.

- 10 According to an embodiment of the invention, the transfer function, i.e. basically the loop-filter or at least the switch frequency determining part of it should have an effective order greater than one in order to obtain an efficient suppression of noise in the forward path.

- 15 In an embodiment of the invention the order of said transfer function is at least two.

- 20 According to an embodiment of the invention, the transfer function, i.e. basically the loop-filter or at least the switch frequency determining part of it should have an order greater than two in order to obtain a possibility of fitting the desired amplitude characteristic of a complete loop filter of a self-oscillating loop to the available phase shift about 180°

In an embodiment of the invention the effective order of said transfer function is at least one, preferably substantially two.

- 25

According to a preferred embodiment of the invention, the transfer function, i.e. basically the loop-filter or at least the switch frequency determining part of it should have an effective order greater than one and as close as possible to two in order to obtain an efficient suppression of noise in the feed-back circuit.

As earlier mentioned, such dimensioning of the switch frequency determining parts of the loop-filter(s) may be facilitated by keeping the hysterises of the non-linearity as low as possible.

5 It should be noted that the effective order of a filter basically refers to the slope of the amplitude characteristic below the switch frequency.

In an embodiment of the invention said A/D converter comprises an audio A/D-converter.

10

In an embodiment of the invention the clock frequency of the time quantizing means is at least 10 (ten) times greater than the switch frequency of said at least one self-oscillating loop, preferably at least 100 (hundred) times greater.

15 According to an embodiment of the invention, the clock frequency of the time quantizing means should preferably be significantly greater than the switch frequency.

In an embodiment of the invention said quantization in the time domain is performed 20 within said at least one self-oscillating loop.

In an embodiment of the invention said A/D further comprises at least one decimator communicating with the digital output.

25 In an embodiment of the invention said decimator comprises an anti aliasing filter having an impulse response which is longer than the period of the pulse width modulated signal, preferably at least longer than three times the period of the pulse width modulated signal.

Moreover, the invention relates to a method of pulse width modulating an analog input signal into a pulse width modulated digital signal, whereby said analog input signal is modulated into a pulse width modulated representation by means of at least one self-oscillating loop

5

said self-oscillating loop comprising
at least one forward path,
at least one feedback path,

10 wherein said at least one forward path comprises amplitude quantizing means combined with time quantizing means and outputting at least one time and amplitude quantized signal,

15 In an embodiment of the invention said analog signal comprises an audio or audio derived signal.

In an embodiment of the invention the method comprises the steps of representing a pulse width modulated representation as an analogue signal and quantizing the pulse width modulation in the time-domain and whereby said pulse width modulated representation is obtained by means of at least one self-oscillating modulator comprising at least one self-oscillating loop.

In an embodiment of the invention the A/D converter switches with a switch frequency which is at least partly defined by the at least one self oscillating loop.

25

A high switch frequency of the modulator may thus facilitate an efficient and highly accurate modulation of the input signal.

In an embodiment of the invention wherein said switch frequency is at least approximately 100 kHz, preferably at least 200 kHz and most preferably at least 300 kHz.

5 In an embodiment of the invention wherein the clock frequency of the time quantizing means is at least 10 (ten) times greater than the switch frequency of said at least one self-oscillating loop, preferably at least 100 (hundred) times greater.

10 In an embodiment of the invention said method is performed in an audio A/D converter.

In an embodiment of the invention, the stopband attenuation of the underlying antialiasing filter must be greater than 60dB, preferably greater than 100dB. The stopband for this type of antialiasing filter equals:

15

$$\text{Stopband} = k \cdot f_{\text{Sout}} \pm \text{BW}$$

where $k = 1, 2, 3, \dots$ until the Nyquist frequency is reached, f_{Sout} is the output rate of the decimator and BW is the utility bandwidth, typically 20 kHz

20

The figures

25 The invention will be described below with reference to the figures where

fig. 1 illustrates a self-oscillating pulse width modulator,
fig. 2 illustrates filter characteristics of a pulse width modulator,
fig. 3a and 3b illustrate a possible input and a resulting output of a pulse width
30 modulator, respectively,

fig. 4a and 4b illustrate a further possible input and a resulting output of a pulse width modulator, respectively,

fig. 5 illustrates self-oscillating modulator according to an embodiment of the invention,

5 fig. 6a and 6b illustrate the A/D conversion according to the embodiment of fig. 5,

fig. 7 illustrates the noise spectrum of a pulse width modulator according to the embodiment of fig. 5 when applying a sinusoidal input,

fig. 8a-8c illustrates a further embodiment of the invention where the time quantizer is included in the self-oscillating loop,

10 fig. 9 illustrates two principle transfer functions illustrating the performance of the preferred embodiment of fig. 8,

fig. 10 illustrates the noise spectrum of the embodiment of fig. 8,

fig. 11 illustrates a preferred differential embodiment of a self-oscillating modulator according to an embodiment of the invention,

15 fig. 12 illustrates a multi-bit version of a self-oscillating modulator according to an embodiment of the invention,

fig. 13 illustrates an analogue to PCM converter according to an embodiment of the invention,

fig. 14 illustrates the principles of a self-oscillating modulator where the time

20 quantizer is included in the self-oscillating loop,

fig. 15 illustrates an embodiment of the invention where the non-linearity is arranged in the digital domain,

fig. 16 illustrates an embodiment of the invention where the non-linearity is included in a self-oscillating loop and cascaded with a subsequent time and amplitude

25 quantizer comprising a noise shaper,

fig. 17 illustrates an embodiment of the invention corresponding to fig. 16 but where only the quantizing error resulting from the time quantizer is filtered,

fig. 18 illustrates a further embodiment of the invention where the time-quantizing error is fed back to the amplitude self-oscillating loop,

fig. 19 illustrates a further topology of feeding the time-quantizing error back to the amplitude self-oscillating loop,

fig. 20-23 illustrate examples of non-linearities applied in the self-oscillating loop(s) according to an embodiment of the invention,

- 5 fig. 24 illustrates the characteristics of a seven-level digital pulse width modulator,
- fig. 25 illustrates the characteristics of a two-level digital pulse width modulator,
- fig. 26A – 26C illustrates embodiments of bouncing controlling,
- fig. 28A-28B and fig. 29A-29B illustrates signal spectrums resulting from the embodiments of figures 26A and 26B,
- 10 figure 30 illustrates ideal gain and phase characteristics for the loop filter,
- figure 31A, 31B, 32A, 32B, 33A, 33B, 34A and 34B illustrates different embodiments of the present invention,
- and where
- figure 35A and 35B illustrates results of locking the switch frequency.

Detailed description

Self-oscillating modulators have found some use over the recent years, but the use of such modulation techniques has up until now been restricted to relatively few market 5 segments.

Examples of such self-oscillating modulators are WO 00/42702, WO 02/25357, WO 10 02/093973, US 6,118,336, WO 98/19391, WO 00/27028, US 6,249,182 hereby included by reference with respect to different basic principles regarding the establishment and controlling of the desired oscillation in combination with the desired modulation. It is noted that according to the invention it is generally preferred to apply a relatively high switch frequency in order to obtain not only the desired oscillation but also very powerful noise suppression obtained by the broad banded feedback path(s) of the self-oscillating modulator.

15

Fig. 1 illustrates an example of such a self-oscillating pulse width modulator.

From the beginning it should be noted that PWM in this context covers several different types of variations, such as NPWM, LPWM, etc. The illustrated PWM 20 modulator utilizes in a known way the very broad banded feedback as error attenuation combined with the PWM modulation of the input signal. Evidently, according to the invention, several other self-oscillating topologies may be applied within the scope of the invention with further signal paths. Basically, the illustrated circuit should rather be regarded as a principle model of a self-oscillating modulator.

25

The illustrated self-oscillating modulator comprises an input 12 guiding an input signal $x(t)$ to a comparator 10 via a subtraction point 16 and compensating filtering means 11. The comparator 10 delivers an output $pwm(t)$ on an output 14 of the circuit output. Moreover, this output is fed back to the subtraction point 16. The 30 arranging of e.g. filtering means may be realized in several different ways, e.g. by

inclusion of further filtering means e.g. in further (not shown) feedback or forward paths. Note that the illustrated embodiment features a comparator 10 having a variable voltage reference instead of a fixed grounding in order to keep the switch frequency within a certain desired switch-frequency interval independent or

5 substantially independent of the frequencies of the input signal. The variable voltage reference may be established in many ways within the scope of the invention, e.g. on the basis of the amplitude of the input signal of the modulator. An example of one principle applied for this purpose is known from WO 00/42702, hereby included by reference.

10

One way of looking at the modulator may be summed up: the open loop phase has to be approximately -180 degrees at the desired switch frequency. The comparator will provide the gain. An example of a suitable filter $H(s)$ may be illustrated in fig. 2 where the switch frequency is approximately 384 kHz.

15

Fig. 3a and 3b illustrate a possible input and a resulting output of a PWM modulator, where fig. 3a illustrates an exemplary input signal $x(t) = 0$ and fig. 3b illustrates the resulting output $pwm(t)$ of the modulator.

20 Fig. 4a and 4b illustrate a further possible input and a resulting output of a self-oscillating PWM modulator, where fig. 3a illustrates an exemplary input sinusoidal signal of $x(t) = 20$ kHz - 6dB and fig. 4b illustrates the resulting output $pwm(t)$ of the modulator.

25 It is noted that the oscillation in the self-oscillating embodiment illustrated in fig. 4a is floating in the sense the switch signal is an overlay signal, which when combined with a threshold-triggered circuit, e.g. a comparator, will result in a desired modulation of the input signal, here a PWM-modulated signal.

Fig. 5 illustrates a self-oscillating A/D modulator, an A/D converter ADCD according to an embodiment of the invention.

The embodiment comprises an input by means of which an analogue input signal IS
5 is fed to a comparator CMP via a filter CF and a subtraction point CSP. The output
of the comparator CMP is fed to the input D of latch QTZ, which again delivers an
output signal OS by means of an output Q. The output of the comparator QTZ is fed
back to the subtraction point CSP and subtracted from the input signal IS from the
input of the modulator.

10

Basically, the illustrated modulator, also referred to as A/D-converter, comprises two
stages, a first self-oscillating stage comprising an analogue modulator, e.g. a self-
oscillating PWM modulator and a second stage comprising an A/D sampler adapted
for conversion of the signal received from the first stage into a stream of digital
15 pulses. The task of the first stage is primarily to establish a modulated representation
of an input signal IS. The modulated representation may according to the illustrated
embodiment comprise a PWM signal. Several variations of techniques based on self-
oscillation are suitable for establishing a modulated representation of an analogue
input signal IS.
20 The established modulated signal, here: on the output of a comparator CMP may be
regarded as an analogue modulated version of the input signal.

Another way of looking at the first stage is that an input signal is quantized on the
basis of the amplitude of the input signal IS, here quantized in two amplitude levels,
25 i.e. as a conventional PWM signal.

In the second stage the analogue signal may be converted to a digitally represented
signal suitable for further digital signal processing. In the illustrated embodiment a
conventional fast running latch QTZ is applied as a time quantizer and outputs a
30 digital PWM signal.

Basically, the output signal OS of the second stage may be regarded as a PCM signal.

An advantage of the illustrated converter is basically that the first stage established a modulated version of the input signal by very simple and high-accuracy modulation by means of a self-oscillating modulator, and then, subsequently in a separate stage, transforms the obtained signal into a digitally represented signal and at the end establishing a signal quantized in two dimensions, time- and amplitude.

5 10 The distinction between the signals flowing in the two stages is illustrated by the dotted line, where the domain left to the line may be regarded as an analogue domain ASD and the domain right to the line may be regarded as a digital domain DSD.

Generally, within the scope of the invention, a time quantizer may comprise e.g. a
15 latch, variants of a latch, - e.g. a cascaded double latch, relatively simple A/D converters, etc.

Fig. 6a and 6b illustrate the principles of A/D-conversion of a PWM signal, or a derivative of a PWM-signal, into a PCM signal. In fig. 6a, an analogue PWM signal
20 is provided, e.g. as present on the output of the comparator CMP of fig 5. The signal is then quantized with respect to the time axis T and a time quantized signal is obtained in fig. 6b.

The resolution in time may differ from application to application, e.g. approximately
25 be one hundred quantizing steps per period.

The quantized signal may be indexed immediately or preprocessed prior to indexing. One of several preprocessing techniques may e.g. imply different kinds of filtering, e.g. down sampling, in order to reduce the sample rate.

It is noted that the quantized signal in fig. 6b is limited in resolution and inherits a quantizing error, QE, due to the in nature limited number of time-quantizing steps. This quantizing error may of course be minimized by increasing the number of time-quantizing steps per period. Alternatively, advanced noise-reduction algorithms may 5 be applied.

The obtained signal illustrated with reference to the n-axis is according to the invention regarded as a combined amplitude and time-quantized signal in the sense that the y-axis represents two possible amplitude quantization levels, e.g. 1 and 0, 10 and the time axis n represents a time-quantized digital representation. Thus, according to the invention, the obtained signal comprises a PWM-signal or derivative thereof quantized in two-dimensions, amplitude and time.

A further embodiment of the invention, which will be described in the following, 15 comprises a multi-level PWM, where the quantization resolution has been increased compared to the illustrated two-level quantization.

According to a preferred embodiment of the invention, e.g. as illustrated in fig. 8a, 20 time-quantization error QE has been reduced by including the time quantization in the self-oscillating loop.

Fig. 7 illustrates the noise spectrum of a PWM modulator according to the embodiment of fig. 5 when applying a sinusoidal input as described with reference to fig. 4a and 4b.

25

It is noted that the main noise spectrum is substantially white and that the noise primarily results from quantizing noise of the time quantizer, e.g. a latch, i.e. a one-bit sampler. It is further noted that the peaks occur at, obviously, -20dB, 20 kHz, representing the input signal and further peaks occur at approximately $n \cdot f_{switch}$, where

f_{switch} refers to the switch frequency, here approximately 1.6 MHz + and n refer to a number 1, 2, 3, etc.

It is also noted that there is a noise floor at approximately -70 dB, which for several
5 applications may be completely acceptable.

Fig. 8a illustrates a preferred embodiment of the invention where a time quantizer has been included in the self-oscillating loop.

10 In principle, the illustrated embodiment features both the amplitude quantizing and time quantizing means, but now coupled and interacting in a very sophisticated way. The embodiment comprises an input by means of which an analogue input signal IS is fed to a comparator CMP via a subtraction point CSP and a filter CF. The output of the comparator CMP is fed to the input D of latch QTZ, which again delivers an
15 output signal OS by means of an output Q. This signal path is an example of the at least one forward path according to the terms applied for the purpose of describing the invention. The output of the latch QTZ is moreover fed back to the input of the subtraction point CSP and subtracted from the input signal IS on the input of the modulator. This signal path enabling this feedback is an example of the at least one
20 feedback path referred to in the claims.

It is initially noted that the illustrative distinction between the analogue and the digital domain illustrated by the dotted line is somewhat more difficult to establish. A further explanation of the distinction between the digital and analogue domain is
25 given in example fig. 8b.

The basic difference between the above-illustrated embodiment in fig. 5 and the present embodiment of the invention is that time quantizer in the form of the latch QTZ is now included in the self-oscillating loop. The inclusion of the time-quantizer
30 in the self-oscillating part of the loop has some very important and significant

advantages due to the fact that noise induced by the latch QTZ is suppressed by the feedback loop. This feature will be described in details below. The suppression of noise includes among other error components most significantly time-quantizing noise.

5

Although differing from the embodiment of fig. 5, the available time resolution steps are still limited in number, e.g. about one hundred per period as explained in the above embodiment. However, now the time quantizer has been included in the feedback loop of the self-oscillator, thereby, averaging the time-quantized signal

10 more truly to the inputted analogue signal. Evidently, such an improvement may suitably be exploited by the use of subsequent filtering, converting the time-quantized signals e.g. into a corresponding high-resolution amplitude encoded signal e.g. by low-pass filtering.

15 It is noted that an interesting feature of the illustrated embodiment of the invention is that no clear distinction between the analogue and digital domain may be made although the distinction is very clear. The feature results in a very simple establishment of a hybrid analogue/digital self-oscillating modulator, where the established digital output signal, i.e. here the output of the illustrated latch is

20 branched both as an analogue signal directly fed back to the input of the modulator and from there forming part of a comparison between two basically analogue signals and as a digital output signal OS intended for further processing. The applied D/A-conversion is in principle performed by the hold-circuit of the latch.

25 This feature is illustrated a little more detailed with reference to fig. 8b illustrating in principle the same embodiment as fig. 8a, but now pin-pointing the advantageous branching of both digital and an "analogue" signal on the output of a latch circuit.

Thus, fig. 8b illustrates the branching of a digital output from the latch QTZ derived

30 from the sampler as the digital output OS and the establishment of an analogue signal

in the feedback path by means of a D/A converter, i.e. in the current embodiment the hold circuit of the latch.

5 The functioning of the applied sample/hold latch is showed in fig. 8c, illustrating the streaming and the character of the involved signals on the input and the output of the illustrated latch.

Fig. 9 illustrates two principle transfer functions illustrating the performance of the preferred embodiment of fig. 8a.

10

The transfer function $H(s)$ basically refers to a filter of an embodiment of the invention, e.g. defined primarily as indicated in most of the illustrated embodiments in the forward path, just in front of the comparator. Evidently, the resulting open-loop transfer function may be the result of further filtering means, e.g. included in the 15 feedback path. The illustrated transfer function $H(s)$ is designed to have a 0 dB gain at approximately -180 degrees. As mentioned earlier the switching frequency is determined by the phase of -180 degrees.

Moreover a further, and in this context very interesting transfer function is 20 illustrated, namely the error-transfer function $1/((H(s) + 1))$. This transfer function represents the advantageous properties with respect to noise induced by a time quantizer, which may in fact be obtained when including the time quantizing in the self-oscillating loop. It is noted that a significant suppression of errors originating from the time-quantizing circuit or circuits may be obtained in combination with an 25 attractive broad-banded transfer function $H(s)$.

Fig. 10 illustrates an example of a noise spectrum related to the embodiment 30 illustrated in fig. 8. The noise spectrum is the resulting spectrum of an example of the embodiment of fig. 8a and 8b when an input signal of -20dB, 20 kHz has been inputted to the converter.

It is noted that the main noise spectrum is not white any longer, when compared to the above-mentioned embodiment of fig. 5, although peaks occur at, obviously, -20dB, 20 kHz, representing the input signal and further peaks occur above the 5 switching frequency at $n \cdot f_{\text{switch}}$, where f_{switch} refers to the switch frequency, here approximately 1.6 MHz + and n refers to a number 1, 2, 3, etc.

In this embodiment, it is, however, noted that a significant improvement has been obtained compared to the noise floor resembling white noise as illustrated in fig. 7 10 and the noise floor is kept below -80 dB even up to 200 kHz and higher.

The quantizing noise has thus been suppressed to a relatively large degree in the illustrated embodiment by the inclusion of the time quantizer in the self-oscillating loop and the suppression corresponds to the noise transfer function illustrated in both 15 fig. 9 and fig. 10. Again, it should be noted that the illustrated noise-transfer function relates to the noise originating from the time quantizer, e.g. a latch as illustrated in fig. 8a

Fig. 11 illustrates a differential embodiment of the invention of an analogue to PCM 20 converter according to an embodiment of the invention. In this embodiment, two differential input signals IN+ and IN- are fed to a comparator 117 via filtering means 111 and the output of the comparator is then fed to a fast-running latch 110. The output of the latch Q and complement Q. Basically, this illustrated embodiment corresponds to the embodiment of fig. 8, now only in a differential topology.

25

This differential embodiment of the invention is suitable in many applications, especially high-end converters.

Fig. 12 illustrates a multi-bit version of a self-oscillating modulator according to an 30 embodiment of the invention. Evidently, it should initially be noted that the

differential version including the illustrated principle topology may be applied within the scope of the invention.

The illustrated multi-bit self-oscillating converter features an input IN connected to a
5 multi-bit A/D converter 127 via filtering means 121 and a limiter 120. The multi-bit converter outputs a multi-bit modulated version of the input signal fed to the input of the converter on the input IN. Basically, the output version may be regarded a combined both time and amplitude quantized signal. This signal may by means of not-shown post-processing means be converted into a suitable data format if so
10 desired.

Moreover, the output of the converter 127 is fed back to the input via a D/A converter 128 converting the output signal into a signal compatible with the input signal on IN, thereby availing the desired self-oscillating properties.

15 The illustrated output may e.g. comprise a multi-level signal, typically relatively few different levels in order to minimize the possible non-linearities in the obtained signal.

In this embodiment compatibility between the digital output of the modulator and the
20 analogue input of the modulator is obtained by applying a multi-bit D/A converter in the feedback-path and thereby ensuring that the output of the modulator may be applied as feedback signal to the input. Evidently, in this embodiment a relatively fast multi-bit D/A converter should be applied for the purpose of minimizing the delay in the feedback path.

25 One of several alternatives of the above embodiment within the scope of the invention is to include the limiter in the A/D converter's effective transfer function.

Fig. 13 illustrates an example of an A/D converter according to an embodiment of
30 the invention. The illustrated converter comprises an input 132, which via a

subtracting point 136 and filtering means 131 is fed to a comparator 130. The output of the comparator 130 is fed to a latch 137, which again outputs a time-quantized signal to a down sampling circuit 139 outputting a PCM down sampled signal. The output of the latch is furthermore fed back and added to the input 132.

5

The feedback path comprises frequency control means 138 for fixation of switch frequency or at least for obtaining a steady switch frequency. When the switch frequency is allowed to fluctuate it may cause interference problems when, e.g. several self-oscillating A/D-converters are implemented on a single printed circuit board, or close to each other. Furthermore a stable switch frequency facilitates synchronization of several converters. It comprises a frequency estimator FEL, a multiplexer MUX and a shift register. The shift register receives the output values from the latch, e.g. as in a first-in-first-out FIFO register, and thus retains information about an appropriate number of these values. The specific number of values that should be remembered depends on the particular embodiment, and may correspond to, e.g., the number of values established by the latch within a fraction of a switch period, in principle within 1/2 of a period of the desired switch frequency and more practically usable within, e.g., 1/10 of a period of the desired switch frequency. For each latch output value, the oldest value in the shift register is discarded. The frequency estimator FEL monitors the switch frequency by monitoring the output of the latch, and controls, by means of the multiplexer MUX, which of the retained output values that should be fed back to the input 132. The frequency control means 138 is thereby able to vary the loop delay, i.e. the time by which the output values are delayed before fed back to the input 132, which again results in a variation of the switch frequency. The self-oscillation switch frequency in this embodiment is thus basically determined by the filtering means 131 in combination with the frequency control means 138. This design is basically applied for the purpose of counteracting the influence of variations of the input amplitude on the switch frequency.

It is noted that the specific embodiment of a frequency control means shown in figure 13 may be substituted by any possible means for controlling the loop delay, or variants of the embodiment of figure 13. Furthermore the frequency control means, i.e. a variable loop delay, may be positioned in the signal forward path instead of, or 5 in addition to, in the feedback path.

Figure 13 further comprises additional inputs $s1(t)$ and $s2(t)$. These may also be used for controlling or influencing the switch frequency. By applying to one of these 10 inputs a periodic signal, preferably a square wave but any waveform type or composite type may be used, having a frequency equal to the desired switch frequency, this periodic signal is added to the input signal $x(t)$ or filtered input signal $y(t)$. This again causes the switch frequency of the self-oscillating loop to substantially stick to the frequency of the additional input signal $s1(t)$ or $s2(t)$. The additional signal may have an amplitude of, e.g., 5% of the maximum input signal 15 amplitude. Preferably only one additional input should be used, but figure 13 shows different preferred positions to apply this input. It should be noted that applying the additional periodic signal anywhere else in the circuit is within the scope of the present invention, however not preferred.

20 When both the variable loop delay, e.g. controlled by the frequency control means 138, and the additional periodic signal $s1(t)$ or $s2(t)$ are applied in one embodiment, the primary purpose of the variable loop delay is to maintain the switch frequency within a tolerance, i.e. roughly locking the frequency, whereas the primary purpose of the additional periodic signal is to restrict this tolerance further, i.e. preferably 25 completely lock the switch frequency.

The result of applying an additional periodic signal as described above can be seen from figures 35A and 35B. Both figures are spectrums obtainable from a particular embodiment of the present invention, where the desired switch frequency is chosen 30 to be 2 MHz. Figure 35A illustrates the spectrum when no additional signal is

5 applied, and shows the spectrum for frequencies within the range of 1 MHz to 3 MHz. The spectrum is expected to peak at about 2 MHz, but as seen from figure 35A the specific peak frequency is rather unclear, and it is actually rather at 2.1 MHz. Figure 35B illustrates the spectrum of the same particular embodiment as for figure 35A, but this time an additional periodic signal with an amplitude of 5% of the input signal maximum amplitude is applied. As can be seen from figure 35B the spectrum of this embodiment clearly comprises a significant peak at rather precisely 2 MHz.

10 The down sampling circuit 139 may also be referred to as a decimator. This decimator comprises an anti aliasing filter having an impulse response which is longer than the period of the pulse width modulated signal, preferably at least longer than three times the period of the pulse width modulated signal.

15 The stopband attenuation of the underlying antialiasing filter of a decimator applied in connection with the A/D-converter according to the invention must generally be greater than 60dB, preferably greater than 100dB. The stopband for this type of antialiasing filter equals:

$$\text{Stopband} = k \cdot f_{S\text{OUT}} \pm \text{BW}$$

20

where $k = 1, 2, 3, \dots$ until the Nyquist frequency is reached, $f_{S\text{OUT}}$ is the output rate of the decimator and BW is the utility bandwidth, typically 20 kHz

25 Fig. 14 illustrates the principles of a self-oscillating modulator where the time quantizer is included in the self-oscillating loop.

30 The illustrated embodiment of the invention comprises the following principal functional steps starting with an input feeding a summing point 142, elsewhere referred to a subtraction point. The output of the summing point is fed to a non-

linearity, - a limiter 144 via a linear filter 143. The limiter outputs the limited, i.e. modulated, signal to a quantizer 145. The quantizer 145 quantizes the modulated signal in the amplitude domain and feeds a sampler 146 adapted for time quantizing of the signals received from quantizer 145. The time-discrete output of the sampler 146 is fed to the output of the arrangement and moreover fed back to the summing point 142 via a D/A converter 147. The D/A converter is adapted for converting the time-discrete signal into an analogue representation compatible with the input signal.

It is noted that the above-described embodiment in principle may be applied in a 10 single or multi-bit application. In a single bit implementation, the limiter 144 and the quantizer 145 would typically comprise one single comparator providing both the desired non-linearity and the desired, i.e. two levels, quantizing level. In such an embodiment, the D/A converter in the feedback path of the oscillator may be omitted as the desired analogue signal for the feedback path is in principle provided by the 15 hold-circuit of the latch and may be branched back to the summing point as an analogue signal, whereas a digital signal is output for further processing. An example of such topology is illustrated in fig. 8.

Fig. 15 illustrates an embodiment of the invention where the non-linearity is arranged 20 in the digital domain.

The illustrated embodiment of the invention comprises the following principal functional steps starting with an input IN feeding a summing point 152. The output of the summing point is led to a quantizer 155 via a linear filter 153. The quantizer 25 155 quantizes the filtered signal and feeds a sampler 156 adapted for time quantizing of the signals received from quantizer 155. The time-quantized signal is then fed to a non-linearity 154, i.e. a limiter. The limiter outputs the limited, i.e. modulated, signal to the output of the circuit and moreover feeds a signal back to the summing point 152 via a D/A converter 157. The D/A converter is adapted for converting the time- 30 discrete signal into an analogue representation compatible with the input signal.

Basically, this topology involves the same process steps as the above described, now with the difference that the limiter 154 is included in the digital domain. In other words, the non-linearity is now defining the desired modulation subsequent to the 5 time quantizing of the signal.

Fig. 16 illustrates an embodiment of the invention where the non-linearity is included in an amplitude quantizing self-oscillating loop and cascaded with a subsequent time quantizer comprising a noise shaper.

10

The illustrated embodiment of the invention comprises the following principal functional steps starting with an input IN feeding a summing point 162A. The output of the summing point 162A is led to a limiter 164 via a linear filter 163A. The analogue output, a PWM signal, of the limiter 164 is moreover fed directly back to 15 the summing point 162A. This first stage of the circuit forms a self-oscillating modulator.

Moreover, the output of the limiter is fed a quantizer/sampler 165 via a summing point 162B and a linear filter 163B. The time-discrete output of the 20 quantizer/sampler 165 is fed to the output Out of the circuit and is moreover fed back to the summing point 162B via a D/A converter 167. The D/A converter 167 is adapted for converting the time-discrete signal into an analogue representation compatible with the signal received on the input of the summing point 162B from the limiter 164.

25

Basically, this embodiment differs from the above-described embodiments of fig. 14 and 15 in the sense that the initial amplitude quantizing and the subsequent time quantizing have now been separated. Hence, the amplitude quantizing is included in the self-oscillating loop 162A, 163A and 164 while the subsequent time quantizing is

handled with respect to time-quantizing error in a more conventional way by means of noise shaping.

5 The benefit of this embodiment is basically, that the filter 163B may be optimized for noise-shaping purposes.

Fig. 17 illustrates an embodiment of the invention corresponding to fig. 16 but where only the quantizing error resulting from the time quantizer is filtered in the time-quantizing stage.

10

The illustrated embodiment of the invention comprises the following principal functional steps starting with an input IN feeding a summing point 172A. The output of the summing point 172A is led to a limiter 174 via a linear filter 173A. The analogue output, a PWM signal, of the limiter 174 is moreover fed directly back to 15 the summing point 172A. This first stage of the circuit forms a self-oscillating modulator.

Moreover, the output of the limiter is fed a quantizer/sampler 175 via a second summing point 172B. The time-discrete output of the quantizer/sampler 175 is fed to 20 the output Out of the circuit and is moreover fed back to a third summing point 172C via a D/A converter 177. The D/A converter 177 is adapted for converting the time-discrete signal into an analogue representation compatible with the signal received on the input of the summing point 172C from the limiter 174. Moreover, a linear filter 173B is inserted between the output of the summing point 172C and a further input 25 of the summing point 172B.

It is noted that the noise shaper in the second modulator stage, i.e. the time-quantizing stage, is slightly different from that of fig. 16, thereby offering another variation of a time noise-shaping characteristic. This variation may, as noted above, 30 be established independent of stage 1, i.e. the amplitude quantizer.

Moreover, it should be noted that stage one of both the above-described embodiments establishes the desired self-oscillation modulation technique, whereas stage two, which is typically not-self-oscillating deals with the time quantizer noise 5 separately within influencing the operation of stage one in other ways than the simple additive function.

Fig. 18 illustrates a further embodiment of the invention where the time-quantizing error is fed back to the amplitude self-oscillating loop.

10 The illustrated embodiment of the invention comprises the following principal functional steps starting with an input feeding a summing point 182A. The output of the summing point is fed to a limiter 184 via a linear filter 183A. The limiter outputs the limited, i.e. modulated, signal to a quantizer 185. The quantizer 185 quantizes the 15 modulated signal in the amplitude domain and feeds a sampler 186 adapted for time quantizing of the signals received from quantizer 185. The time-discrete output of the sampler 186 is fed to the output of the arrangement and moreover fed back to a second summing point 182B via a D/A converter 187. The D/A converter is adapted for converting the time-discrete signal into an analogue representation compatible 20 with the input signal of the summing point 182B received from the output of the limiter 184. The output of the summing point 182B is moreover fed back to the summing point 182A via a second linear filter 183A.

25 A further feedback is established from the output of the limiter 184 to the summing point 182A basically forming a self-oscillating/modulating loop, whereas the other loop, the below loop, forms a quantizing error correcting feedback loop according to conventional feedback principles, i.e. substantially non-oscillating.

30 Basically, the above loop, i.e. the loop comprising the linear filter 183A, the limiter 184 and the feedback to the summing point 182A typically forms the desired self-

oscillating modulator, whereas the quantizer 185 and the sampler 186 in a more simple way form a circuit by means of the "below" feedback "line" 187, 183B connected to the summing points 182B and 182A facilitate a more conventional feedback of the time quantizing noise. It is noted that the time-quantizing noise of the 5 combined quantizer 185 and sampler 186 may in fact be fed back effectively to the summing 182A, thereby availing a certain degree of time-quantizing noise suppression by means of the self-oscillating stage one.

Fig. 19 illustrates a further topology of feeding the time-quantizing error back to the 10 amplitude self-oscillating loop.

The illustrated embodiment of the invention comprises the following principal functional steps starting with an input feeding a summing point 192A. The output of the summing point is fed to a limiter 194 via a linear filter 193A and a second 15 summing point 192B. The limiter outputs the limited, i.e. modulated, signal to a quantizer 195. The quantizer 195 quantizes the modulated signal in the amplitude domain and feeds a sampler 196 adapted for time quantizing of the signals received from quantizer 195. The time-discrete output of the sampler 196 is fed to the output of the arrangement and moreover fed back to a third summing point 192C via a D/A 20 converter 197. The D/A converter is adapted for converting the time-discrete signal into an analogue representation compatible with the input signal of the summing point 192C received from the output of the limiter 194. The output of the third summing point 192C is moreover fed back to the second summing point 192B via a second linear filter 193B.

25

A further feedback is established from the output of the limiter 194 to the summing point 192A basically forming a self-oscillating/modulating loop, whereas the other loop, the below, forms a quantizing error-correcting feedback loop according to conventional feedback principles, i.e. substantially non-oscillating.

30

Basically, the above loop benefits from a separate handling of the time-quantizing signal from the sampler 196 and the input due to the different filters 193A and 193B.

Fig. 20-23 illustrate examples of non-linearities, limiters applied in the self-
5 oscillating loop(s) according to embodiment of the invention.

It is noted that the applicable limiter transfer functions may vary significantly within the scope of the invention, from the hard-clipper of fig. 20, to the more soft-clipping limiters of fig. 21, 22 and 23. The soft-clipping limiters may advantageously be
10 combined with multi-bit PWM quantizers as the transition between one clip and the opposite may be more detailed described. This feature will be illustrated below.

According to the invention, a non-linearity is required for obtaining the desired combination of oscillation and modulation as obtained by self-oscillating modulators.
15 Note that the soft-clipping arrangement is also regarded as a limiter, although the illustrated two clipping levels are basically only reached at infinite. Evidently, several other limiter characteristics may be applied within the scope of the invention.

Fig. 24 illustrates the characteristics of a seven-level digital PWM modulator
20 according to an embodiment of the invention. The illustrated embodiment shows an exemplary seven-level PWM modulation signal as a function of time when a 9 kHz sinusoidal signal is input to the A/D converter.

Switch-frequency components are observed at n times 1 MHz, where $n=1, 2, 3, 4,$
25 etc.

Fig. 25 illustrates the characteristics of a two-level digital PWM modulator according to an embodiment of the invention. The illustrated embodiment shows an exemplary two-level PWM modulation signal as a function of time when a 9 kHz sinusoidal

signal is input to the A/D converter. The improved suppression of noise in the utility band as observed in connection with fig. 8a is also noted in this connection.

It is noted that the seven-level PWM modulator benefits from an improved noise suppression compared to the two-level embodiment and the noise floor is thus 20dB lower than two-level within the utility band, here 0 to 20kHz. The noise suppression obtained by multi-level PWM is thus significant, although the method requires a high-speed and high-quality D/A converter in the self-oscillating loop.

5

10 An ideal frequency response may look like the diagram in figure 30. It comprises a logarithmic gain characteristic and a phase shift characteristic of the transfer function of the open loop, $T_{OL}(s)$ of a self-oscillating circuit. The gain characteristic is shown with asymptotic curves. The frequency axes are logarithmic.

15 Vertical, dashed lines indicate three specific frequencies, a low frequency f_{DC} , the upper frequency f_0 of the utility frequency band and the higher switch frequency f_{SW} that drives the PWM modulation. The gain characteristic is shown to have a flat gain DCG from 0 Hz to the low frequency f_{DC} where it then rolls off. Due to the self-oscillation it intersects with 0dB at the switch frequency f_{SW} . As the DC gain DCG is

20 desired to be as high as possible to obtain the best noise suppression, and it is always 0dB at the switching frequency f_{SW} the slope of the rolling off gain characteristic determines the interval between the two frequencies. Thus, the higher the switch frequency is in relation to the low frequency f_{DC} and the steeper the gain slope, the higher DC gain DCG is obtainable.

25

As a desired DC gain DCG is often specified beforehand due to a need or desire of a specific signal/noise ratio, the last parameters, the slope and nature of the roll off and the position of the low frequency f_{DC} and the switch frequency f_{SW} have to achieve this. As they are tightly bound to each other their determination is often a balancing.

30 A relatively low switch frequency f_{SW} may reduce the demands on the non-linearity

or comparator, a possible switch mode amplifier, and the other components in the loop but on the other hand it will require higher ordered filtering means to create a steeper gain roll off. On the other hand, a gently decreasing gain requires a high switch frequency f_{sw} but there is often an upper limit to that frequency as especially

5 the switch mode amplifier but also other components introduce an intolerable high amount of noise to signals above a certain frequency.

The phase shift characteristic shown in figure 30 illustrates the boundaries that the phase shift of an open loop characteristic of a self-oscillating circuit should observe.

10 At frequencies below the switch frequency f_{sw} including the utility frequency band the phase shift should be above -180° , at the switch frequency the phase shift characteristic intersects with -180° and at higher frequencies assumes a value below -180° . The angle that lacks in order for the phase shift to be -180° within the utility frequency band is denoted utility band phase margin UPM. This should be as small

15 as possible at as low a frequency as possible in order to obtain the steepest possible gain slope and the earliest possible gain roll off, respectively. Practically, there is however a minimum utility band phase margin UPM in order to ensure stability for all frequencies below the switch frequency f_{sw} . This minimum phase margin varies for different embodiments and depends e.g. on the robustness of the circuit, the kind

20 of input signal, the component quality, etc. In a preferred embodiment of the invention, the minimum phase margin is 10° to 20° . In order to obtain a circuit with a relatively small phase margin a relatively high order filtering means with properly positioned filter poles and filter zeroes are required.

25 The phase characteristic may be controlled by means of delays, filtering means, etc. The comparator means introduce a small delay. To control the phase, i.e. ensuring self-oscillation at the right frequency, filtering means have to be adapted for that purpose. The higher order of the filtering means, the better the phase may be controlled.

Figure 31A and 31B illustrate an embodiment of the present invention. Figure 31A is a logarithmic gain plot of the embodiment where the positions of filter poles and filter zeroes are indicated by means of crosses and circles, respectively. Figure 31B is a phase margin plot according to the gain plot of figure 31A. The filter poles and 5 filter zeroes are also indicated on this plot though positioned at the same frequencies as in figure 31A.

As seen, the gain curve intersects with 0dB at 400kHz and the phase margin is for that frequency accordingly 0°. Thus, this frequency is the switch frequency of this 10 example embodiment. The present embodiment comprises nine filter poles and six filter zeroes and is thus a ninth order system. The six filter zeroes are paired to the second to seventh filter poles and spaced a little to the left of each corresponding pole. Because of the high order, a relatively flat phase margin curve and a relatively linear negative gain slope is achieved for most of the utility frequency band which in 15 this embodiment is the audio band. The phase margin in the utility band decreases to 60° corresponding to a phase shift of -120° and the slope of the gain curve is about -25dB per decade. The linear gain slope and flat phase margin in the utility band resembles the curves of a first order or second order filter except that the gain slope of a first order filter would be -20dB per decade and the phase margin 90° and of a 20 second order filter would be -40dB per decade and 0°. Thus, the present embodiment performs better than a simple first order system because of steeper slope and smaller phase margin without becoming a second order system which would be unstable at low frequencies. The utility band of the present embodiment may be described as having an effective order of $-25\text{dB}/-20\text{dB} = 1,25$.

25

With the embodiment of figure 31A and 31B, an open loop gain of about 130dB at DC and 70dB at 1kHz is obtained.

Figure 32A and 32B illustrate a further embodiment of the present invention. Figure 30 32A is a logarithmic gain plot of the embodiment where the positions of filter poles

and filter zeroes are indicated by means of crosses and circles, respectively. Figure 32B is a phase margin plot according to the gain plot of figure 32A. The filter poles and filter zeroes are also indicated on this plot though positioned at the same frequencies as in figure 32A.

5

As with the embodiment of figure 31A and 31B the switch frequency of this example embodiment is 400kHz. The present embodiment again comprises nine filter poles and six filter zeroes and is thus again a ninth order system. The six filter zeroes are again paired to the second to seventh filter poles but are in this embodiment spaced a little longer to the left of each corresponding pole than with the embodiment of figure 31A and 31B. Again, because of the high order, a relatively flat phase margin curve and a relatively linear negative gain slope are achieved for most of the utility frequency band which in this embodiment is the audio band. The phase margin in the utility band decreases to 45° corresponding to a phase shift of -135° and the slope of the gain curve is about -30dB per decade. The utility band of the present embodiment may be described as having an effective order of $-30\text{dB}/-20\text{dB} = 1,5$.

10

With the embodiment of figure 32A and 32B, an open loop gain of about 140dB at DC and 80dB at 1kHz is obtained.

15

Figure 33A and 33B illustrate a preferred embodiment of the present invention. Figure 33A is a logarithmic gain plot of the embodiment where the positions of filter poles and filter zeroes are indicated by means of crosses and circles, respectively. Figure 33B is a phase margin plot according to the gain plot of figure 33A. The filter poles and filter zeroes are also indicated on this plot though positioned at the same frequencies as in figure 8A.

20

As with the embodiment of figure 31A and 31B and of figure 32A and 32B, the switch frequency of this exemplary embodiment is 400kHz. The present embodiment again comprises nine filter poles and six filter zeroes and is thus again a ninth order

25

system. The six filter zeroes are again paired to the second to seventh filter poles but are in this embodiment spaced even more to the left of each corresponding pole than with the embodiment of figure 32A and 32B. Again because of the high order a relatively flat phase margin curve and a relatively linear negative gain slope is

5 achieved for most of the utility frequency band which in this embodiment is the audio band. The phase margin in the utility band decreases to 30° corresponding to a phase shift of -150° and the slope of the gain curve is about -35dB per decade. The utility band of the present embodiment may be described as having an effective order of -35dB/-20dB = 1,75.

10

With the embodiment of figure 33A and 33B, an open loop gain of more than 150dB at DC and almost 90dB at 1kHz is obtained.

Figure 34A and 34B illustrate an even further embodiment of the present invention.

15 Figure 34A is a logarithmic gain plot of the embodiment where the positions of filter poles and filter zeroes are indicated by means of crosses and circles, respectively. Figure 34B is a phase margin plot according to the gain plot of figure 34A. The filter poles and filter zeroes are also indicated on this plot though positioned at the same frequencies as in figure 34A.

20

As with the embodiment of figure 31A and 31B and of figure 32A and 32B, the switch frequency of this exemplary embodiment is 400kHz. However, the present embodiment only comprises five filter poles and two filter zeroes and is thus a fifth order system. The two filter zeroes are paired to the second and third filter poles, and

25 are in this embodiment spaced relative far to the left of each corresponding pole. Because of the lower order, relative to the three above-described embodiments the phase margin curve does not become flat though it fluctuates around an average value and the gain slope is not quite linear. The phase margin in the utility band decreases to an average value of about 35° corresponding to a phase shift of -145°.

30

With the embodiment of figure 34A and 34B, an open loop gain of about 135dB at DC and about 80dB at 1kHz is obtained.

Figure 26A to 26C illustrates embodiments of the present invention comprising 5 different degrees of and methods for avoiding bouncing, i.e. several narrow pulses or undefined values, around the edges of the digitalized PWM-pulses. In principle such bouncing is not necessarily a problem, but concerning any, preferably digital, processing subsequent to the A/D-conversion, a clean PWM pulse train output is preferable.

10

Figure 26A is principally equal to figure 8A described above. It comprises an input signal IS fed to a loop filter CF through a summing point CSP, and again fed to a non-linearity CMP, in this example embodied by a comparator. The output of the non-linearity is preferably a PWM representation of the input signal IS, and is 15 digitalized by means of a quantizer QTZ. The output signal OS of the quantizer is fed back to the summing point CSP. The embodiment of figure 26A comprises no particular means for avoiding bouncing, and hence comprises substantially no hysteresis.

20 The non-linearity CMP of the embodiment of figure 26A may comprise, e.g., a limiter, a comparator, an operational amplifier, etc.

The loop filter CF of the embodiment of figure 26A may be of several different kinds, as long as it facilitates self-oscillation by contributing to the phase of the input 25 signal by approximately -180° at the desired switch frequency. This requirement causes only loop filters of at least second order to be applicable.

Figure 28A and 28B illustrate the noise-suppression obtainable from a specific implementation of the embodiment of figure 26A. Figure 28A shows the filter 30 characteristic, i.e. gain and phase characteristics of a second order filter comprising

poles at the frequencies 10Hz, 10kHz and 750kHz, and a single zero at 400kHz. The filter is normalized so that its gain is 0 dB at the desired switch frequency of 2MHz. In a real implementation the gain should facilitate a small output amplitude, e.g. 200 mV peak-to-peak, to avoid slew-rate problems.

5

The filter gain-characteristic shows that the slope for frequencies above the common audio band of 20 kHz is almost -40 dB per decade, and the phase characteristic shows that the phase margin becomes 20° at 20 kHz and stays below 20° for higher frequencies.

10

Figure 28B shows the resulting spectrum of a test signal of 3 kHz being sent through the embodiment of figure 26A with the filter characteristic described above with reference to figure 28A. The dotted line illustrates the noise-suppressing characteristic derived from the filter characteristic $H(s)$ as $(H(s)+1)^{-1}$. The output signal spectrum obviously follows the error-suppression characteristic. The 3 kHz test input signal is visible as a significant peak at 3 kHz with approximately 140 dB suppression of the surrounding noise.

20

Figure 26B shows an embodiment of the present invention almost equal to the embodiment of figure 26A, but where hysteresis is implemented in the non-linearity CMP in order to avoid bouncing. The hysteresis may be implemented in several different ways, whereof one possible method comprises adding resistors coupled in connection with the non-linearity CM, and thereby causing positive feedback from the output of the comparator to one of its inputs, and controllable by adjusting the resistors relative to each other.

25

Applying hysteresis within a self-oscillating loop as, e.g., the embodiment of figure 26B causes an additional loop delay to be introduced, and thereby a contribution to the phase. Again, such a contribution causes the switch frequency to move, or even 30 causes the system to be uncontrollably unstable. As the non-linear nature of the

hysteresis loop delay causes it to contribute to the phase without contributing to the gain characteristic of the loop, and as the total phase contribution within the loop must not exceed -180° at a frequency lower than the desired switch frequency, the hysteresis actually restricts the possible loop filter implementations, by e.g.

5 restricting the obtainable low frequency gain. It is therefore desirable to implement the least possible hysteresis, in order to allow the best possible loop filter characteristic.

Figure 29A and 29B correspond in principle to figure 28A and 28B described above,

10 but this time according to an embodiment of figure 26B comprising hysteresis. The applied hysteresis is designed such that it contributes with approximately -45° to the phase at the desired switch frequency of 2 MHz. This is in most situations far more hysteresis than needed, but better shows the principle. In order to allow this hysteresis, the loop filter must be changed to avoid a total phase contribution that

15 exceeds -180° at a frequency lower than the desired switch frequency. The loop filter implemented for the examples of figures 29A and 29B is still a second order filter but now comprises poles at 10 Hz, 20 kHz and 3.3 MHz, and a single zero at 200 kHz.

20 The filter gain-characteristic shows that the slope for frequencies above the common audio band of 20 kHz is now somewhat less than -40 dB per decade, approximately -30 to -35 dB per decade, and the phase characteristic shows that the phase margin is approximately 50° at 20 kHz, but even rises to 60° before it eventually drops.

25 Figure 29B shows the resulting spectrum of a test signal of 3 kHz being sent through the embodiment of figure 26B with the filter characteristic described above with reference to figure 29A. The dotted line illustrates the noise-suppressing characteristic derived from the filter characteristic $H(s)$ as $(H(s)+1)^{-1}$. The output signal spectrum obviously follows the error-suppression characteristic. The 3 kHz

30 test input signal is visible as a significant peak at 3 kHz with approximately 120 dB

suppression of the surrounding noise, which is 20 dB less suppression than with the embodiment of figure 26A.

If the hysteresis contribute by approximately 90° or more to the phase, the loop filter 5 has to be a first order filter, or at least have an effective order of 1 or less, and this will cause a significant performance drop compared to the obtainable results with low hysteresis or no hysteresis at all. Therefore the phase contribution of hysteresis in the non-linearity of the self-oscillating loop should at the switch frequency be less than 90°, more preferably less than 40°, more preferably less than 20° and most 10 preferably less than 10°.

Figure 26C illustrates an embodiment almost equal to figure 26A, but in addition thereto comprises a digital debouncer DDB. This is a mechanism for removing the results of bouncing which is implemented in the digital domain, and therefore in 15 principle do not contribute to either the gain or phase characteristics of the loop. In a real implementation it will however cause a small, typically insignificant, delay.

Variants within the scope of the invention include the use of more than one feedback for the purpose of establishing the desired self-oscillating properties, i.e. a PWM 20 modulation of an input signal. Further variations of the invention include the use of a switch frequency stabilizing circuits, e.g. variable references applied for the purpose of fixing the switch-frequency within a tolerable interval.

Further variants within the scope of the invention may include, but are not limited to, 25 the inclusion of further circuitry, such as oscillators, power supplies, etc, in the A/D-converter.

Patent claims

1. A/D converter comprising a self-oscillating modulator, said converter comprising
 - 5 at least one self-oscillating loop comprising
 - at least one forward path,
 - at least one feedback path,

wherein said at least one forward path comprises amplitude quantizing means

 - 10 combined with time quantizing means and outputting at least one time and amplitude quantized signal.
2. A/D converter comprising a self-oscillating modulator according to claim 1, wherein said time quantizing means is arranged within said self-oscillating loop.
- 15 3. A/D converter comprising a self-oscillating modulator according to claim 1 or 2, wherein said time quantizing means comprises a high-speed sampling means.
4. A/D converter comprising a self-oscillating modulator according to any of the
 - 20 claims 1-3,

wherein said time quantizing means comprises a high-speed one-bit sampler.
5. A/D converter comprising a self-oscillating modulator according to any of the claims 1-4,
- 25 6. A/D converter comprising a self-oscillating modulator according to any of the claims 1-5,

wherein said amplitude quantizing means and said time quantizing means comprises a multi-bit A/D converter and where said feedback path comprises at least one D/A converter adapted for converting said time quantized signal into an analogue signal.

5 7. A/D converter comprising a self-oscillating modulator according to any of the claims 1-6,

wherein down sampling means are connected to said time quantizing means.

10 8. A/D converter comprising a self-oscillating modulator according to any of the claims 1-7,

wherein said A/D converter comprises two or more self-oscillating loops (SOL).

9. A/D converter comprising a self-oscillating modulator according to any of the claims 1-8,

15 wherein said amplitude time quantizing means comprises an analogue two-level self-oscillating pulse width modulator.

10. A/D converter comprising a self-oscillating modulator according to any of the claims 1-9,

20 wherein said amplitude time quantizing means comprises a multi-level self-oscillating pulse width modulator.

11. A/D converter comprising a self-oscillating modulator according to any of the claims 1-10,

25 wherein said A/D converter is single-ended.

12. A/D converter comprising a self-oscillating modulator according to any of the claims 1-11,

wherein said A/D converter is differential.

13. A/D converter comprising a self-oscillating modulator according to any of the claims 1-12,

wherein said A/D converter comprises filtering means, said filtering means adapted for band pass filtering the time quantized signal.

5

14. A/D converter comprising a self-oscillating modulator according to any of the claims 1-13, wherein the error originating from at least one time quantizer included in the at least one self-oscillating loop of the converter is suppressed by an error transfer function which, at low frequencies approximates the inverse of the open-loop transfer function of said at least one self-oscillating loop.

15. A/D converter comprising a self-oscillating modulator according to any of the claims 1-14, wherein the error originating from at least one time quantizer included in the at least one self-oscillating loop of the converter is suppressed by an error transfer function which, at high frequencies approximates 0 dB.

16. A/D converter comprising a self-oscillating modulator according to any of the claims 1-15,

wherein said amplitude quantizing means comprises a limiter.

20

17. A/D converter comprising a self-oscillating modulator according to any of the claims 1-16, wherein said amplitude quantizing means comprises a frequency compensated limiter.

25 18. A/D converter comprising a self-oscillating modulator according to any of the claims 1-17,

wherein a variable self-oscillating loop delay is applied.

19. A/D converter according to any of the claims 1-18,

30

wherein A/D converter switches with a switch frequency which is at least partly defined by the at least one self oscillating loop.

20. A/D converter according to any of the claims 1-19,
 - 5 wherein the switch frequency is at least 200 kHz, preferably at least 300 kHz.
21. A/D converter according to any of the claims 1-20,
wherein said A/D converter comprises switch frequency control means.
- 10 22. A/D converter according to any of the claims 1-21,
wherein said switch frequency control means comprises a variable delay in said at least one self oscillating loop.
- 15 23. A/D converter according to any of the claims 1-22,
wherein said switch frequency control means comprises an additional periodic signal generator connected to the self oscillating loop.
- 20 24. A/D converter according to any of the claims 1-23,
wherein said switch frequency control means comprises an oscillator or a derivative of a clock frequency.
- 25 25. A/D converter according to any of the claims 1-24,
wherein said at least one forward path comprises a non-linearity.
26. A/D converter according to any of the claims 1-25,
wherein said non-linearity comprises a limiter.
27. A/D converter according to any of the claims 1-26,
wherein said non-linearity comprises a frequency compensated limiter.

28. A/D converter according to any of the claims 1-27,
wherein said non-linearity comprises a comparator.
29. A/D converter according to any of the claims 1-28,
5 wherein said non-linearity comprises a operational amplifier.
30. A/D converter according to any of the claims 1-29,
the phase contribution of hysteresis in the non-linearity of the self-oscillating loop is
less than 90°, preferably less than 40° at the switch frequency.
10
31. A/D converter according to any of the claims 1-30,
the phase contribution of hysteresis in the non-linearity of the self-oscillating loop at
the switch frequency is less than 20°, preferably less than 10°.
- 15 32. A/D converter according to any of the claims 1-31,
wherein said at least one forward path and said at least one feedback path forms at
least one self-oscillating loop.
33. A/D converter according to any of the claims 1-32,
20 wherein said self-oscillating loop forms a pulse width modulator and wherein the
modulation of an analog input signal fed to the at least one forward path is pulse
width modulated at least partly by oscillations established in said at least one self-
oscillating loop.
- 25 34. A/D converter according to any of the claims 1-33,
wherein said self-oscillating converter comprises at least one analog input connected
to said forward path and wherein the output of said forward path is connected to a
digital output.
- 30 35. A/D converter according to any of the claims 1-34,

wherein a transfer function $H(s)$ is inserted in the forward path, thereby at least partly controlling the switch-frequency.

36. A/D converter according to any of the claims 1-35,
 - 5 wherein the order of said transfer function is at least one.
37. A/D converter according to any of the claims 1-36,
 - wherein the order of said transfer function is at least two.
- 10 38. A/D converter according to any of the claims 1-37,
 - wherein the effective order of said transfer function is at least one, preferably substantially two.
- 15 39. A/D converter according to any of the claims 1-38,
 - wherein said A/D converter comprises an audio A/D-converter.
40. A/D converter according to any of the claims 1-39,
 - wherein the clock frequency of the time quantizing means is at least 10 (ten) times greater than the switch frequency of said at least one self-oscillating loop, preferably 20 at least 100 (hundred) times greater.
- 25 41. A/D converter according to any of the claims 1-40,
 - wherein said quantization in the time domain is performed within said at least one self-oscillating loop.
42. A/D converter according to any of the claims 1-41,
 - wherein said A/D further comprises at least one decimator communicating with the digital output.
- 30 43. A/D converter according to any of the claims 1-42,

wherein said decimator comprises an anti aliasing filter having an impulse response which longer than period of the pulse width modulated signal, preferably at least longer than three times the period of the pulse width modulated signal.

5 44. Method of pulse width modulating an analog input signal into a pulse width modulated digital signal, whereby said analog input signal is modulated into a pulse width modulated representation by means of at least one self-oscillating loop

said self-oscillating loop comprising

10 at least one forward path,
at least one feedback path,

wherein said at least one forward path comprises amplitude quantizing means combined with time quantizing means and outputting at least one time and amplitude
15 quantized signal,

45. Method of pulse width modulating an analog input signal according to claim 44, wherein said analog signal comprises an audio or audio derived signal.

20 46. Method of pulse width modulating an analog input signal according to claim 44 or 45,

whereby the method comprises the steps of representing a pulse width modulated representation as an analogue signal and quantizing the pulse width modulation in the time-domain and whereby said pulse width modulated representation is obtained

25 by means of at least one self-oscillating modulator comprising at least one self-oscillating loop.

47. Method of pulse width modulating an analog input signal according to any of the claims 44-46,

wherein A/D converter switches with a switch frequency which is at least partly defined by the at least one self oscillating loop.

48. Method of pulse width modulating an analog input signal according to any of the
5 claims 44-47, wherein said switch frequency is at least approximately 100 kHz,
preferably at least 200 kHz and most preferably at least 300 kHz.

49. Method of pulse width modulating an analog input signal according to any of the
claims 44-48, wherein the clock frequency of the time quantizing means is at least 10
10 (ten) times greater than the switch frequency of said at least one self-oscillating loop,
preferably at least 100 (hundred) times greater.

50. Method of pulse width modulating an analog input signal according to any of the
claims 44-49, wherein said method is performed in an audio A/D converter.

15

51. Method according to any of the claims 44-50, whereby said method is applied in
an A/D converter according to any of the claims 1-43.

52. A/D converter according to any of the claims 1-43, wherein the stopband
20 attenuation of the underlying antialiasing filter of the decimator is be greater than
60dB, preferably greater than 100dB.

53. A/D converter according to any of the claims 1-43 and 52, wherein the stopband
of the antialiasing filter is:

25

Stopband = $k \cdot f_{sout} \pm BW$, where $k = 1, 2, 3, \dots$ until the Nyquist frequency is reached,

f_{sout} is the output rate of the decimator and BW is the utility bandwidth, typically
preferably at least 20 kHz

30

1 / 27




Fig. 1




Fig. 2

2 / 27




Fig. 3a




Fig. 3b

3 / 27




Fig. 4a




Fig. 4b

4 / 27




Fig. 5

5 / 27




Fig. 6a





Fig. 6b

6 / 27




Fig. 7

7/27




Fig. 8a





Fig. 8b



Time [clock periods]

Fig. 8c

8 / 27




Fig. 9

9/27




Fig. 10

10 / 27




Fig. 11




Fig. 12

11 / 27





Fig. 13

12 / 27



13/27




Fig. 16




Fig. 17

14 / 27




Fig. 18




Fig. 19

15 / 27




Fig. 20




Fig. 21

16 / 27




Fig. 22




Fig. 23

17 / 27




Fig. 24

18/27




Fig. 25

19 / 27




Fig. 26A




Fig. 26B




Fig. 26C




Fig. 28A




Fig. 28B

21 / 27




Fig. 29A




Fig. 29B

22 / 27




Fig. 30

23 / 27




Fig. 31A




Fig. 31B

24 / 27




Fig. 32A




Fig. 32B

25 / 27




Fig. 33A




Fig. 33B

26 / 27




Fig. 34A




Fig. 34B

27 / 27




Fig. 35A




Fig. 35B

INTERNATIONAL SEARCH REPORT

International Application No
PCT/DK2004/000643

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H03M1/50

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H03M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC, COMPENDEX, IBM-TDB

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	<p>SABOURI F ET AL: "A HIGH-PERFORMANCE CALIBRATION-FREE CHARGE-BALANCING ANALOG-TO-DIGITAL CONVERTER" IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, IEEE INC. NEW YORK, US, vol. 45, no. 5, October 1996 (1996-10), pages 847-853, XP000631687 ISSN: 0018-9456 page 847, right-hand column, line 26 - page 848, left-hand column, line 11; figures 1-3 page 850, right-hand column, lines 21-25</p> <p>-----</p> <p>DE 101 28 942 A (METTLER TOLEDO GMBH GREIFENSEE) 2 January 2003 (2003-01-02) figures 1,4</p> <p>-----</p>	1-53
X		1-53



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

*** Special categories of cited documents :**

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

4 January 2005

Date of mailing of the international search report

13/01/2005

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Beindorff, W

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/DK2004/000643

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
DE 10128942 A	02-01-2003	DE 10128942 A1 EP 1400020 A2 WO 02103914 A2 LU 90905 A2	02-01-2003 24-03-2004 27-12-2002 13-10-2003

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT-OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.